Job Requirements
Cedar Rapids, IA
Secret Polygraph Unspecified
Career Level not specified
Salary not specified
Join Premium to unlock estimated salaries 
Job Description
PDS Defense, Inc. is seeking an Electrical Engineer 5, in Cedar Rapids, IA.
Job Description:
Seeking a highly skilled and innovative Senior FPGA Engineering Contractor to work with our Applied Research and Technology (ART) Microelectronics Technology team. Your work will contribute to the development of cutting-edge defense solutions across Mission Systems, leveraging your expertise in the design, implementation, verification, and integration of a wide variety of high-performance digital FPGAs.
What You Will Do
* Adhere to all applicable Engineering Development and Quality processes, procedures, instructions and guidelines.
* Participate in Agile team meetings and planning activities, as required to support programs covered by this work plan.
* Requirements, design and verification of FPGA solutions
* Integration of developed FPGA on target hardware units
* Supporting peer reviews and certification analysis activities
* Peer reviewing FPGA development artifacts
* Management of change request and task assignments through Jira
Qualifications You Must Have
* Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and minimum 5 years prior relevant experience or an Advanced Degree in a related field and minimum 3 years of experience.
* A minimum of 3 years professional experience in FPGA development, ASIC front end, or related areas
* Proficient in VHDL/Verilog for FPGA/ASIC design and implementation.
* Experience in digital circuit architecture, design, resource tradeoffs, timing analysis, and timing closure
* Familiarity with FPGA platforms such as AMD/Xilinx, Altera, Microchip, or others, and associated toolchains (e.g., Vivado, Quartus, Libero).
* Strong debugging and troubleshooting skills for FPGA/ASIC systems.
* Proficiency with revision control concepts and tools (e.g., Git, Subversion)
Qualifications We Prefer
* Excellent communication and teamwork skills with the ability to work in a collaborative environment.
* Experience with high-speed digital interfaces and protocols (e.g., DDR, PCIe, Ethernet).
* Familiarity with best-practice chip-level verification techniques and languages (e.g., constrained random, functional coverage, System Verilog)
* Experience in Simulink and/or MATLAB for modeling and simulation of DSP systems
* Experience with algorithm development/implementation for signal processing applications such as filtering, modulation, demodulation, and spectral analysis
* Experience in ASIC / FPGA lab validation using advanced laboratory equipment
* Experience with Unix, scripting, C/C++, and/or Perl
Benefits offered to vary by the contract. Depending on your temporary assignment, benefits may include direct deposit, free career counseling services, 401(k), select paid holidays, short-term disability insurance, skills training, employee referral bonus, affordable medical coverage plan, and DailyPay (in some locations). For a full description of benefits available to you, be sure to talk with your recruiter.
Military connected talent encouraged to apply.
VEVRAA Federal Contractor / Request Priority Protected Veteran Referrals / Equal Opportunity Employer / Veterans / Disabled
To read our Candidate Privacy Information Statement, which explains how we will use your information, please visit http://www.tadpgs.com/candidate-privacy/ or https://pdsdefense.com/candidate-privacy/
The Company will consider qualified applicants with arrest and conviction records in accordance with federal, state, and local laws and/or security clearance requirements, including, as applicable:
Job Description:
Seeking a highly skilled and innovative Senior FPGA Engineering Contractor to work with our Applied Research and Technology (ART) Microelectronics Technology team. Your work will contribute to the development of cutting-edge defense solutions across Mission Systems, leveraging your expertise in the design, implementation, verification, and integration of a wide variety of high-performance digital FPGAs.
What You Will Do
* Adhere to all applicable Engineering Development and Quality processes, procedures, instructions and guidelines.
* Participate in Agile team meetings and planning activities, as required to support programs covered by this work plan.
* Requirements, design and verification of FPGA solutions
* Integration of developed FPGA on target hardware units
* Supporting peer reviews and certification analysis activities
* Peer reviewing FPGA development artifacts
* Management of change request and task assignments through Jira
Qualifications You Must Have
* Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and minimum 5 years prior relevant experience or an Advanced Degree in a related field and minimum 3 years of experience.
* A minimum of 3 years professional experience in FPGA development, ASIC front end, or related areas
* Proficient in VHDL/Verilog for FPGA/ASIC design and implementation.
* Experience in digital circuit architecture, design, resource tradeoffs, timing analysis, and timing closure
* Familiarity with FPGA platforms such as AMD/Xilinx, Altera, Microchip, or others, and associated toolchains (e.g., Vivado, Quartus, Libero).
* Strong debugging and troubleshooting skills for FPGA/ASIC systems.
* Proficiency with revision control concepts and tools (e.g., Git, Subversion)
Qualifications We Prefer
* Excellent communication and teamwork skills with the ability to work in a collaborative environment.
* Experience with high-speed digital interfaces and protocols (e.g., DDR, PCIe, Ethernet).
* Familiarity with best-practice chip-level verification techniques and languages (e.g., constrained random, functional coverage, System Verilog)
* Experience in Simulink and/or MATLAB for modeling and simulation of DSP systems
* Experience with algorithm development/implementation for signal processing applications such as filtering, modulation, demodulation, and spectral analysis
* Experience in ASIC / FPGA lab validation using advanced laboratory equipment
* Experience with Unix, scripting, C/C++, and/or Perl
Benefits offered to vary by the contract. Depending on your temporary assignment, benefits may include direct deposit, free career counseling services, 401(k), select paid holidays, short-term disability insurance, skills training, employee referral bonus, affordable medical coverage plan, and DailyPay (in some locations). For a full description of benefits available to you, be sure to talk with your recruiter.
Military connected talent encouraged to apply.
VEVRAA Federal Contractor / Request Priority Protected Veteran Referrals / Equal Opportunity Employer / Veterans / Disabled
To read our Candidate Privacy Information Statement, which explains how we will use your information, please visit http://www.tadpgs.com/candidate-privacy/ or https://pdsdefense.com/candidate-privacy/
The Company will consider qualified applicants with arrest and conviction records in accordance with federal, state, and local laws and/or security clearance requirements, including, as applicable:
- The California Fair Chance Act
- Los Angeles City Fair Chance Ordinance
- Los Angeles County Fair Chance Ordinance for Employers
- San Francisco Fair Chance Ordinance
group id: 9117PDSD