Posted today
Secret
$210,000 - $250,000
Unspecified
IT - Hardware
Saratoga, CA (On-Site/Office)
Piper Companies is seeking a senior Hardware Engineer with strong experience in the design process through to product release. The Hardware engineer will be working on the specific system level hardware principles and high speed interface concepts. The ideal Hardware Engineer must be willing to work onsite 5 days a week in Saratoga, CA and this is a full time opportunity.
Responsibilities for the Hardware Engineer include:
· Lead the hardware development through digital and circuit design.
· Implement Cadence and Allegro for designing schematics.
· Work cross functionally with Signal Integrity engineers.
· Identify and fix hardware issues in the lab through the use of analyzers and oscilloscopes.
Qualifications for the Hardware Engineer include:
· 10+ years of experience with digital hardware design and system-level development.
· Advanced understanding of with in-depth knowledge of high-speed design and SI (Ethernet, Serdes, and PCIe)
· Strong understanding of x86 architecture and control interfaces (PCle, MDIO, SPI, 12C)
· Direct hands on experience with Cadence Concept and Allegro
· Experience with optical interfaces such as SFP+ and QSFP+
· Bachelor's or master's degree in Electrical Engineering, Mechanical Engineering, or a related field
· Must be eligible to work in the United States and obtain and maintain an Active U.S Government Secret Clearance
Compensation for the Hardware Engineer include:
· Salary range: $210,000 - $250,000 annually
· Comprehensive benefit package; Cigna Medical, Cigna Dental, Vision, 401k w/ ADP plus PTO, Sick leave if required by law, and Paid Holidays
Keywords: Hardware engineer, hardware, engineer, design process, design, product release, product, cadence, cadence concepts, cadence concept, allegro, signal integrity, lab, analyzers, analyzer, oscilloscopes, oscilloscope, system-level development, system level development, system level, ethernet, high-speed, high speed, serdes, x86, x86 architecture, control, control interfaces, PCle, MDIO, SPI, 12C, PCB, design validation, validation
#LI-BH1
#LI-ONSITE
This job opens for applications on 3/17/2026. Applications for this job will be accepted for at least 30 days from the posting date.
Responsibilities for the Hardware Engineer include:
· Lead the hardware development through digital and circuit design.
· Implement Cadence and Allegro for designing schematics.
· Work cross functionally with Signal Integrity engineers.
· Identify and fix hardware issues in the lab through the use of analyzers and oscilloscopes.
Qualifications for the Hardware Engineer include:
· 10+ years of experience with digital hardware design and system-level development.
· Advanced understanding of with in-depth knowledge of high-speed design and SI (Ethernet, Serdes, and PCIe)
· Strong understanding of x86 architecture and control interfaces (PCle, MDIO, SPI, 12C)
· Direct hands on experience with Cadence Concept and Allegro
· Experience with optical interfaces such as SFP+ and QSFP+
· Bachelor's or master's degree in Electrical Engineering, Mechanical Engineering, or a related field
· Must be eligible to work in the United States and obtain and maintain an Active U.S Government Secret Clearance
Compensation for the Hardware Engineer include:
· Salary range: $210,000 - $250,000 annually
· Comprehensive benefit package; Cigna Medical, Cigna Dental, Vision, 401k w/ ADP plus PTO, Sick leave if required by law, and Paid Holidays
Keywords: Hardware engineer, hardware, engineer, design process, design, product release, product, cadence, cadence concepts, cadence concept, allegro, signal integrity, lab, analyzers, analyzer, oscilloscopes, oscilloscope, system-level development, system level development, system level, ethernet, high-speed, high speed, serdes, x86, x86 architecture, control, control interfaces, PCle, MDIO, SPI, 12C, PCB, design validation, validation
#LI-BH1
#LI-ONSITE
This job opens for applications on 3/17/2026. Applications for this job will be accepted for at least 30 days from the posting date.
group id: 10430981
N