user avatar

Advanced FPGA Engineer

APR Consulting, Inc.

Posted today
Secret
Unspecified
Unspecified
Bloomington, MN (On-Site/Office)

Our DoD/Aerospace client is looking to fill an Advanced FPGA Engineer position that just opened in Bloomington, MN. In this role, you will responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments. To be considered, you will have a Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's preferred) plus a minimum of 5 years of relevant experience in FPGA or ASIC development. Department of Defense Secret security clearance is required at time of hire.

Location: Bloomington, MN 55420
Position: Advanced FPGA Engineer
Contract: 12 months or longer
Pay: $61.27/hour
Shift: 1 st shift, 8:00 am - 5:00 pm
CLEARANCE: Department of Defense Secret security clearance is required at time of hire

Overview
Join a leading innovator in high technology solutions dedicated to enabling mission success across multiple domains. As an Advanced FPGA Engineer, you will play a critical role in designing, verifying, and documenting sophisticated FPGA systems that push the boundaries of current technological capabilities. This position offers an exciting opportunity to contribute to cutting-edge projects within a collaborative environment that values trust, transparency, and excellence. If you thrive in a dynamic setting and are passionate about advancing FPGA technology, we invite you to become part of our high-performance team committed to shaping the future of defense and scientific innovation.

Responsibilities
  • Define, design, verify, and document FPGA and ASIC development projects in accordance with technical standards and program requirements.
  • Determine system architecture, perform detailed design, and develop simulation models to ensure functional correctness and performance.
  • Establish module interfaces, device design parameters, and simulation plans to meet project specifications.
  • Evaluate process flows, including synthesis, place and route, timing analysis, and power optimization.
  • Create comprehensive test plans to validate design functionality and verify performance metrics.
  • Analyze test results, troubleshoot issues, and implement corrective actions to refine FPGA designs.
  • Review vendor capabilities, device libraries, foundry technologies, and simulation tools to support development efforts.
  • Support improvement initiatives within the FPGA/ASIC organization by contributing to process enhancements and documentation standards.
  • Collaborate with project teams and stakeholders, including external vendors and customers, to ensure successful project delivery.
  • Lead or mentor junior engineers, providing technical guidance and oversight when required.
  • Plan and execute project tasks in alignment with organizational goals and timelines.


Required Skills
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related STEM field; Master's degree preferred.
  • Minimum of 5 years of relevant industry experience, or 3 years with a Master's degree.
  • Extensive knowledge of ASIC/FPGA design principles, processes, and methodologies.
  • Proven experience in defining, designing, verifying, and documenting FPGA or ASIC developments.
  • Proficiency in FPGA design tools and software, including simulation and synthesis applications.
  • Strong understanding of high-level system architecture, module interfaces, and detailed device design.
  • Ability to develop test plans, verify performance, analyze results, and ensure design integrity.
  • Excellent communication skills, both verbal and written, with experience working with cross-functional teams.


Nice to Have Skills
  • Experience with vendor capabilities, foundry technologies, device libraries, and advanced simulation tools.
  • Familiarity with power optimization, timing analysis, and process flow evaluation.
  • Leadership experience or the ability to provide technical guidance to junior engineers.
  • Knowledge of related disciplines such as digital signal processing or embedded systems.
  • Security clearance or the ability to obtain a Department of Defense Secret clearance.


Preferred Education and Experience
  • Bachelor's degree in Electrical or Computer Engineering; Master's degree or higher preferred.
  • 5+ years of professional experience in FPGA or ASIC development.
  • Prior experience working on defense, aerospace, or highly regulated industries.


Other Requirements
  • Ability to obtain and maintain a Department of Defense Secret security clearance.
  • U.S. citizenship is required due to the sensitive nature of the work.
  • Willingness to collaborate with internal teams and external partners.
  • Commitment to adhering to industry standards, processes, and procedures throughout the development lifecycle.

About our client:
Our client is a mission critical DOD - Aerospace defense contractor developing solutions that will lead, serve, and protect our country. Our client develops strategic systems for defense, civil government, intelligence and cyber end users on a international basis.

About APR:
Since 1980 APR Consulting, Inc. has provided professional recruiting and contingent workforce solutions to a diverse mix of clients, industries, and skill sets nationwide.

We are an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law.

Don't miss out on this amazing opportunity! If you feel your experience is a match for this position, please apply today and join our team. We look forward to working with you!

#SPC1
group id: apr

Match Score

Powered by IntelliSearchâ„¢
image match score
Create an account or Login to see how closely you match to this job!

Similar Jobs


Clearance Level
Secret